7166 Charge-to-Digital Converter Common Gate



The Model 7166/H QDC implements 16 channels of Charge to Digital Conversion (QDC) followed by a digital processing section and CAMAC interface in a single width CAMAC module. To minimize data readout time, the QDC performs a sparse data function. Channels can be individually programmed with pedestal correction and both lower and upper level thresholds. Digitization starts following release of the common GATE input. It may be delayed by a user-programmable amount to allow time for derivation of fast CLEAR signals.

Channels that meet the sparsification requirements will have corresponding bits set in the Hit Register. Subsequent events will be ignored until the Hit Register is cleared either by completing a sparse read of the module or via front panel fast CLEAR or CAMAC Clear commands.

Download actual Specifications in . PDF format for this model number or go to our Download area where all the data sheets are available and are listed by model number .

Back to the Product Selection Page or the Phillips Scientific Home Page